Introduction
With the wide application of FPGAs, its testing technology has been developing rapidly. There are many recent articles on the FPGA testing []]- [5] . Some researchers proposed methods for testing the logic block, while some others deal with the interconnection resources. In [2] and [3] , only the verification test is discussed. The method proposed in 141 requires too many programming steps, while only fault detection is discussed in [SI.
This paper proposes a method that needs at most five programming steps to diagnose faults in P G A interconnection resources. A single fault model is used in the discussion. The configurations in the first three programming step is similar to the configurations in [5]. With the proposed method, the accuracy of fault location is a single segment for a segment stuck-at or stuck-open fault, a segment pair for a bridge fault and a switch for switch stuck-on(off) fault under the single fault assumption.
The following parts of this paper are organized as follows: The second section introduces the simplified model of the interconnection resource and its single fault model. Section 3 is an intensive description and analysis of the proposed programming method. Application to XILINX FP-GAS of the proposed method is given in Section 4 and the last section summarizes the paper. 
Structure Model and Fault Modeling for FP-GAS
The basic structure of an FPGA consists of four parts:
Logic Blocks, Interconnection Resources, U 0 Blocks and Programming Circuits. The basic structure without programming circuits is shown in Figure l (a). The Interconnection Resource consists of tracks and switch matrices. There are horizontal and vertical tracks. Every track is composed of all the segments and switchboxes arranged in a straight line, while several switches form a switch matrix. The area between two switch matrices is referred to as segment block. There are nt segments in each segment block.
A switch matrix has nt terminals in each direction (side). We assume that the switchboxes only exist on the diagonal of a switch matrix. In a single switchbox, more than one switch is permitted to be on. In our discussion, a single fault model is used. It is assumed that there is at most one fault in a FPGA's inter-connection resources. The switch programming faults need special test and are not discussed here. We assume that the programming circuit had already undergone the test and no fault had been found, so they will not be considered in this paper. It is also assumed that floating output is reported as '0'. The following four type of single faults are considered. 
Fault Detection and Diagnosis
In our proposed method, the first three programming steps are same as in [5], which can detect all single faults. However, we focus our discussion on the diagnosis issue. At most other two steps are required for locating a detected fault, and the configurations of these two steps are dependent on the test results of the first three steps.
Without loss of generality, we take for example the P G A interconnection resource with three horizontal and vertical channels, each channel containing three tracks, as shown in Figure 2 (a). There are nine ports on the each side of the P G A . The ports on the top (bottom) are named as tvl to tvg (bvl to bvg) and the ports on the left (right) side are named as lhl to lhg (rhl to rhg).
The followings are the configurations, test pattems an~d diagnosis analysis of the programming steps. The confignrations are shown in Figure 2 and the test pattems are shown in Table 1 .
Program
Step 1: All the NS and WE switches are programmed to ON. The following single faults can be detected and diagnosed: (1) Any segment stuck-at-1(0) and stuckopen fault can be located to one track. (2) Any PB faults can be located to the two tracks where the bridged segments are in. (3) Any OB faults can be located to the crossing point of the two bridged segments. (4) Any stuck-on fault of the NE, NW, SE or SW switches can be located to a switchbox.
(5) Any stuck-off fault of the NS or WE switches can be located to a net.
Step 2: All the NE and WS switches are programmed to ON. The following faults can be detected and the faults diagnosis result of the first two steps are also listed as follows: (1) The segment stuck-at and stuck-open fault can be located to one net. Since every net in Step 1 have at most one segment shared with a net in Step 2, the segment stuck-at fault can be located to one segment in this step. NE and SW switch can be located to the switches in a net.
Step 3: All the NW and SE switches are programmed to ON. The following single faults can be detected and located further: (1) The stuck-on fault of any NE, SW, NS or WE switch can be located to all the switchboxes two nets meet. (2) The stuck-off fault of any NW or SE switch can be located to all the switches in a net. Step 5Btvl tvatvs t V 4 t V~t V~t V 7 t U 8 t V g r h~ rhzrhsrh4rhsrhsrhrrharhg
Step 4Clhllh~lhslh4lh~lh~tv~ tvztvs tu4 tu5 tV6 lh7 lha lhg tu7 tug tug
Step SClh~lhzlhslh4lhslhalh~lhslhstvl tu2 tvs tu4 tu6 tu0 tu7 tu8 tvg For Case (6) and (7),
Step is necessary besides Step 4A. (4) to (7), adaptive method should be used. The diagnostic steps of the adaptive method are discussed as follows. The Diagnostic Steps for Case (4), (6),(7): In Case (4), a switch stuck-on fault is located to a pair of switch in a switchbox. An additional programming step is required to determine which switch is faulty. According to the preliminary information from the first three steps, the switchbox Discussion 5A: By Step 2 and 3, the stuck-off fault of the NW, NW SE or SW switch can be located to all switches in a diagonal net as shown in Figure 2 (b) and (c). In step 4A and 5A, the fault can be located to a horizontal track. The switch NW and SE, NE and SW have the same syndrome in
Step 2 and 3, while in step 4A and 5A, NE and SE, NW and SW have the same syndrome. Combining the results from step 1,2 and 3 and from 4A and 5A, we can determine which type of switch (NE, NW, SE or SW) the faulty switch is. Because there are only two different type switches at the place where a diagonal net meets a horizontal net, the fault can be located to a single switch.
The Diagnostic Steps for Case (5):
The stuck-off fault of the NS or WE switch must be discussed separately. From the Step 1, we know the type and the track of the faulty switch. -0 additional steps are required to test the odd numbered switches and even numbered switches separately. For NS switch stuck-off fault, programming step 4B and 5B should be applied. 'In Programming Step 4B, all the NS and WE switches in odd numbered channels are programmed to ON, while all the NW and SE switches are programmed to ON in even numbered tracks. In Programming
Step 5B, all the NS and WE switches in even numbered horizontal channels are programmed to ON, while all the NW and SE switches are programmed to ON in odd numbered horizontal channels.
After
Step 4B and 5B, every NS switch is shared by two different nets, so the location of its stuck-off fault is determined.
For stuck-off fault of WE switches, the fault detection is similar to that of NS switch. Programming step 4C and 5C should be applied. In step 4C, all the NS and WE switches in odd-numbered vertical channels are pro-grammed to ON, while all the NW and SE switches arc: ON in the rest switch matrices. In step 5C, all the NS anti WE switches in even numbered vertical channels are programmed to ON, while all the NW and SE switches are ON in the rest switch matrices.
Fault diagnosis in non-adaptive scheme Non-adaptive scheme can be also used for fault diagnosis to achieve the same accuracy. All the programming step should be used except Step 1, which is covered by the combination of configuration 4B, 4C, 5B and 5C. So eight programming steps are needed for non-adaptive method.
quadruple) the stuck-off switch connects, we can just program the segment-switches of the same type in the similar way. The modified Step 2 is shown in Figure 3 .
In practical F'PGAs, there are not enough pads. This can be alleviated by configuring the nets on which same test patterns are applied connected together to share a pad. Certainly this will reduce the accuracy of fault diagnosis, but the problem can be solved by using additional programming steps. The test patterns used for each configuration are also similar.
The given method can also be applied to X I L N 3000 with some modification but it will not be discussed here. 
Application to XILINX FPGAs
The method discussed in Section 3 can be applied to XJLINX FPGAs. Let's take XILINX 4000 family as an example. In an FPGA of the XILINX 4000 family. all switches exist in the diagonal position of the connection matrix, which is the same as the structure given in sectioa 2.
However, there are double-length segments and quadniplelength segments besides the single-length ones, which is different from the structure model above. Therefore, some modest modification is required to apply the proposed diagnosis method on FPGAs in XILINX 4000 family.
To apply the proposed diagnosis method, the configurations in all the steps except step 1 have to be modified. In the structure of 4000 family, different type of the segments are separate. So they can be diagnosed separately except for bridge faults of different types. For OB faults, all the faults can be located in Step 1. For the PB faults, the process is also similar: The switches in a switch matrix to be tumed on in all the steps are same as the proposed configuriitions in step 1, 2, 3, 4A and 5A. For Step 4B, 5B, 4C and SC, since we can know the type of segment (single, double or
Summary
In this paper, we have presented a single fault model and proposed a general diagnosis method for SRAM-based FP-GAS. The method is based on a simplified model of the EPGA interconnect structure. The method consists of four to five programming steps for adaptive scheme. The number of the steps depends on the nature of the fault detected. Based on the method proposed in [SI, first three steps can detect any single fault. The other programming steps are designed to locate the fault@) precisely. The proposed diagnosis method can be easily applied to real F'PGAs after certain modification. The XILINX 4000 family has been used as an application example to the proposed method.
